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(57) ABSTRACT 
A process for forming an aerosol of semiconductor nano-
particles includes pyrolyzing a semiconductor material-
containing gas then quenching the gas being pyrolyzed to 
control particle size and prevent uncontrolled coagulation. 
The aerosol is heated to densify the particles and form 
crystalline nanoparticles. In an exemplary embodiment, the 
crystalline particles are advantageously classified by size 
using a differential mobility analyzer and particles having 
diameters outside of a pre-selected range of sizes, are 
removed from the aerosol. In an exemplary embodiment, the 
crystalline, classified and densified nanoparticles are oxi-
dized to form a continuous oxide shell over the semicon-
ductor core of the particles. The cores include a density 
which approaches the bulk density of the pure material of 
which the cores are composed and the majority of the 
particle cores are single crystalline. The oxidized particles 
are deposited on a substrate using thermophoretic, 
electrophoretic, or other deposition means. The deposited 
particles form a stratum or discontinuous monolayer of 
oxidized semiconductor particles. In an exemplary 
embodiment, the stratum is characterized by a uniform 
particle density on the order of 1012 to 1013 particles/cm2 
and a tightly controlled range of particle sizes. A plurality of 
adjacent particles contact each other, but the oxide shells 
provide electrical isolation between the particles of the 
stratum. Clean processing techniques provide a density of 
foreign atom contamination of less than 1011 atoms/cm2 . 
The stratum is advantageously used as the floating gate in a 
non-volatile memory device such as a MOSFET. The non-
volatile memory device exhibits excellent endurance behav-
ior and long-term non-volatility. 
36 Claims, 13 Drawing Sheets 
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STATEMENT REGARDING FEDERALLY 
SPONSORED RESEARCH OR DEVELOPMENT 
The U.S. Government has certain rights in this invention 
pursuant to grant DMR-9871850 awarded by the National 
Science Foundation. 
BACKGROUND OF THE INVENTION 
Driven by a strong demand for portable electronic 
devices, non-volatile memory represents an important and 
rapidly growing sector of today's semiconductor memory 
market. Polysilicon floating gate memory devices conven-
tionally have held the largest market share of non-volatile 
memory devices. In today's rapidly emerging non-volatile 
memory device sector, non-volatile floating gate memory 
devices have been fabricated by embedding silicon nano-
particles within the gate oxide of metal-oxide semiconductor 
field effect transistors (MOSFETs). Nanoparticles are so 
named because they include particle diameters on the 
nanometer scale. It is believed that silicon nanoparticle 
floating gate memory devices outperform conventional 
floating gate memory devices with faster read and write 
times, higher reliability, and lower power dissipation. The 
memory operation of nanoparticle field effect transistors 
depends on charge storage, similar to conventional non-
volatile memory devices. In a nanoparticle non-volatile 
memory device, however, charge is not stored on a continu-
ous floating gate polysilicon layer as in the conventional 
technology, but instead on a layer of discrete, preferably 
crystalline silicon nanoparticles which may alternatively be 
referred to as nanocrystals or quantum dots. 
2 
retention characteristics resulting from Coulomb blockade 
and quantum confinement effects, enabling the use of thinner 
tunnel oxides and lower operating voltages; (3) improved 
anti-punchthrough performance due to the absence of drain-
s to-floating gate coupling thereby reducing drain induced 
punchthrough, allowing higher drain voltages during 
readout, shorter channel lengths and consequently a smaller 
cell area; and (4) excellent immunity to stress induced 
leakage current (SILC) and defects, due to the distributed 
10 nature of the charge storage in the nanocrystal layer. Even if 
a significant fraction of the individual nanocrystals that form 
the floating gate, are shorted to the channel/substrate, the 
non-volatile memory device remains functional because the 
non-shorted nanocrystals continue to store sufficient charge. 
15 The switching speed of devices made of nanocrystal 
ensembles, however, is potentially limited by a distribution 
in charge transit times, charging voltages, and threshold 
shifts resulting from various shortcomings of the nanopar-
ticle layer, such as the nanoparticle size and size distribution, 
20 nanoparticle density, layer planarity and uniformity, and 
nanoparticle-to-nanoparticle interaction, i.e., lateral conduc-
tion. 
Thus, there is a demonstrated need in the art for a layer of 
nanoparticles of uniform size distribution and density. 
25 Similarly, there is a demonstrated need for fabricating sili-
con or silicon-compatible nanocrystals with controlled size 
distributions and oxide thicknesses that can be deposited on 
a substrate in a uniform and co-planar manner. It is also 
desirable to fabricate the layer of nanocrystals using a 
30 process sequence that is simple, reliable, low cost, easily 
controlled, repeatable, and free of contamination. Previous 
attempts at producing a layer of nanocrystals suitable for use 
in a field-effect transistor or other non-volatile memory 
devices, include the shortcomings of uncontrolled particle 
35 sizes, non-uniformity of particle deposition, high contami-
nation levels, low density of the particle material, non-
uniform density of the particles within the nanoparticle 
layer, and unpredictable planarity of the nanoparticle layer. 
Such irregular and unpredictable nanocrystal layers result in 
40 poor-performing or non-functional devices. 
In conclusion, in order to produce non-volatile memory 
devices with faster read and write times, higher reliability 
and lower power dissipation, it is desirable to produce 
nanocrystal floating-gate non-volatile memory devices using 
45 a simple, low cost fabrication process which provides a layer 
of nanocrystals which forms a monolayer of nanocrystals of 
uniform density and particle size. 
SUMMARY OF THE INVENTION 
50 
In these nanoparticle floating gate memory devices, the 
nanoparticles that act as charge storage elements are located 
within the gate oxide of a MOSFET. Injecting charge into 
the nanoparticles by tunneling from the channel alters the 
threshold voltage of the transistor. A normal write/read/erase ss 
cycle includes information being written by injecting charge 
from the channel into the nanoparticles, reading by measur-
ing the subthreshold current-voltage characteristics, and 
erasing by removing charge from the particles to the chan-
nel. A single electron stored on each nanoparticle in an array 60 
with a nanoparticle density of 3-10xl011 /cm2 results in a 
threshold voltage shift of 0.3-0.5 volts that is easily detected 
To address these and other needs and in view of its 
purposes, the present invention provides a process for form-
ing a stratum of semiconductor or metal particles having 
sizes in the nanometer range and suitable for application as 
the floating gate in a non-volatile memory device. The 
stratum is composed of particles having a tightly controlled 
range of particle sizes. The process includes decomposing a 
source of semiconductor or metal material to form an 
aerosol of nanoparticles, then sintering or heating the nano-
particles of the aerosol to convert the particles to crystalline 
material. In an exemplary embodiment, the process may 
include quenching the nanoparticle aerosol to minimize 
uncontrolled coagulation and to further control particle size. 
In an exemplary embodiment, the majority of nanoparticles 
are single crystalline material. The densified nanoparticles 
are compacted and include a density which approaches the 
bulk density of the material of which they are formed. The 
densified nanoparticles may optionally be classified by size, 
at room temperature. Generally speaking, as compared to 
conventional stacked-gate non-volatile memory devices, 
nanoparticle charge-storage offers several potential 65 
advantages, such as: (1) simple, low cost device fabrication 
since a dual-polysilicon process is not required; (2) superior 
US 6,723,606 B2 
3 
and particles outside the range of desired sizes are removed 
from the aerosol stream. 
4 
The particles are preferably coated with a substantially 
continuous insulator coating to produce particles having 
crystalline cores and a substantially continuous insulating 5 
shell. The particles are then deposited onto a substrate 
surface using thermophoretic or other means. The deposited, 
insulator-coated particles form a stratum on the substrate 
surface, and in one embodiment, may be utilized as a 
floating gate in a non-volatile memory device. The particles 10 
of the stratum are electrically isolated from one another. 
FIG. 16 is a graph showing endurance characteristics of 
an exemplary MOSFET formed to include a floating gate 
formed of the exemplary silicon nanocrystals of the present 
invention; and 
FIG. 17 is a graph showing retention and disturb charac-
teristics of an exemplary MOSFET formed to include a 
floating gate formed of the exemplary silicon nanocrystals of 
the present invention. 
DETAILED DESCRIPTION OF THE 
INVENTION 
BRIEF DESCRIPTION OF IBE DRAWING 
The invention is best understood from the following 
detailed description when read in conjunction with the 
accompanying drawing. It is emphasized that, according to 
common practice, the various features of the drawing are not 
to scale. On the contrary, the dimensions of the various 
features and the relative dimensions and locations of the 
features are arbitrarily expanded or reduced for clarity. Like 
numerals denote like features throughout the specification 
and drawing. Included in the drawing are the following 
figures. 
FIG. 1 is a flow chart of an exemplary process sequence 
of the present invention; 
FIG. 2 is a schematic of an exemplary processing system 
of the present invention; 
FIG. 3 is a cross-sectional view of an exemplary pyrolysis 
furnace of the present invention; 
FIG. 4 is a cross-sectional view of an exemplary radial 
differential mobility analyzer used to classify nanoparticles 
in the present invention; 
FIG. 5 is a cross-sectional view of an exemplary thermo-
phoretic deposition system of the present invention; 
FIG. 6 is a cross-sectional view of an exemplary semi-
conductor nanoparticle of the present invention; 
FIG. 7 is a perspective view showing a stratum of 
semiconductor nanoparticles formed on a surface according 
to the present invention; 
FIG. 8 is a cross-sectional view of a stratum of semicon-
ductor nanoparticles formed according to the present inven-
tion; 
FIG. 9 is a cross-sectional view showing a stratum of 
semiconductor nanoparticles of the present invention inter-
posed between exemplary oxide layers; 
FIG. 10 is a cross-sectional view showing the gate struc-
ture of an exemplary non-volatile floating gate field effect 
transistor according to the present invention; 
FIG. 11 is a cross-sectional view of an exemplary non-
volatile floating gate field effect transistor formed according 
to the present invention; 
FIG. 12 is a graph showing job sub-threshold character-
istics of an exemplary M OSFET formed to include a floating 
gate formed of the exemplary silicon nanocrystals of the 
present invention; 
FIG. 13 is a graph showing output characteristics of an 
exemplary MOSFET formed to include a floating gate 
formed of the exemplary silicon nanocrystals of the present 
invention; 
FIG. 14 is a graph showing programming transients of an 
exemplary MOSFET formed to include a floating gate 
formed of the exemplary silicon nanocrystals of the present 
invention; 
FIG. 15 is a graph showing erase transients of an exem-
plary MOSFET formed to include a floating gate formed of 
the exemplary silicon nanocrystals of the present invention; 
The present invention provides an aerosol process to form 
semiconductor nanocrystals entrained in a gas, and to 
15 deposit them on a substrate. The process sequence includes 
pyrolyzing or otherwise decomposing a semiconductor 
material or precursor to form semiconductor nanoparticles 
and controlling processing conditions to prevent uncon-
trolled agglomeration of the nanoparticles. The nanopar-
20 tides formed as an aerosol, may preferably be sintered to 
convert the particles to dense crystalline material, again 
using processing conditions chosen to allow for a controlled 
rate of agglomeration and so as to preclude the formation of 
undesirable agglomerates of large particles. The sintering 
25 process densities the particles such that the cores are char-
acterized by a density which approaches the bulk density of 
the material of which they are formed. An aspect of the 
present invention is the controlled size distribution of the 
produced crystalline nanoparticles, the densified nature of 
30 the nanoparticles, and that the majority of nanoparticles 
include a single-crystalline structure. The nanoparticles 
within the aerosol may advantageously be classified accord-
ing to size, such that the distribution of particle sizes is 
tightened further. N anoparticles which include sizes outside 
35 of a desired range of particle sizes are removed from the 
aerosol prior to further processing. After classification, a 
dielectric shell is formed on the nanoparticles and preferably 
encapsulates the cores. Thermal oxidation or other methods 
may be used. The nanoparticles are then deposited on a 
40 substrate surface, such as over the tunnel oxide of a non-
volatile memory field effect transistor. The deposited, 
dielectric-coated individual particles are electrically isolated 
from one another. 
The particles may be deposited as a monolayer and they 
45 may be deposited to include a particle density ranging from 
1012 to 1013 particles/centimeter. They may be deposited 
such that a significant portion of adjacent particles contact 
each other. The dielectric shells prevent lateral shorting 
between such contacting particles. The deposition process 
50 may involve the formation of a colloidal suspension of the 
particles, or thermophoretically or electrophoretically 
depositing the particles directly onto a substrate. According 
to an exemplary embodiment, after the particles are depos-
ited on the substrate, they may be manipulated using force 
55 manipulation techniques in an atomic force microscope or 
other equipment. In other exemplary embodiments, colloidal 
forces and/or self-assembly techniques may be used to 
manipulate the deposited particles. The manipulated par-
ticles may be arranged to form an ordered structure such as 
60 a wire. 
Another aspect of this invention is a process to produce a 
stratum of metallic nanoparticles consisting of metallic cores 
and dielectric coatings. The metallic nanoparticles are sub-
stantially similar to the semiconductor nanoparticles 
65 described above, except that the core materials are metal. 
The process for forming the metal nanoparticles and depos-
iting the metal nanoparticles on a substrate to form a stratum 
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involves decomposing a metallic material or precursor to 
form metallic nanoparticles entrained in a gas as an aerosol, 
then treating and depositing the particles of the aerosol as 
described above in conjunction with semiconductor nano-
particles. 
The stratum of semiconductor nanocrystals or metal nano-
particles produced by the present invention, is suitable for 
use as the floating gate of a floating gate transistor as well 
as for other applications in various semiconductor and 
microelectronic devices. The stratum may be characterized 
as a discontinuous floating gate when used as the floating 
gate of a transistor, and finds particular application in 
non-volatile memory devices. 
Now turning to the figures, FIG. 1 shows an exemplary 
flow chart of the process of the present invention. At step 
400, an aerosol of semiconductor or metal nanoparticles is 
formed by pyrolysis or other decomposition methods. At 
step 402, the nanoparticles contained within the aerosol are 
sintered to form crystalline material. At optional step 404, 
the crystalized nanoparticles are classified by size. Nano-
particles which fall outside of a pre-selected range of par-
ticle sizes, are removed at 405B. The in-range nanoparticles 
are next delivered for dielectric coating at 405A. At step 406, 
the nanoparticles are oxidized to form an oxide shell over the 
nanoparticles, and at step 408 the nanoparticles of the 
aerosol are deposited on the substrate. 
For brevity, the following detailed description will refer to 
the nanoparticles as semiconductor nanoparticles, but it 
should be understood that the following description applies 
to metal nanoparticles as well. With respect to embodiments 
specifically applicable to metal nanoparticle formation and 
constitution, such will be pointed out. 
FIG. 2 shows a schematic of an exemplary arrangement of 
processing equipment used to carry out the generalized 
process flow shown in FIG. 1. The arrangement shown in 
FIG. 2 is exemplary only as other and additional equipment 
may be used to carry out the process according to the present 
invention. In the exemplary embodiment shown in FIG. 2, 
pyrolysis furnace 14, differential mobility analyzer 22 and 
oxidation furnace 32 are shown to be positioned outside of 
clean room area 44 while deposition chamber 36 is shown to 
be positioned within clean room area 44. Such arrangement 
is exemplary only and in alternative embodiments all of the 
equipment may be included within a clean room environ-
ment. In the first step of the exemplary processing operation, 
6 
diluent gas source 12 may be nitrogen but other inert species 
such as helium may be used according to alternative 
embodiments. In the exemplary embodiment shown, diluent 
gas 4 is filtered by filter 8 and the diluent gas flow rate is 
5 controlled by MFC (mass flow controller) 18. Particle 
source gas 2 includes the source of semiconductor particles, 
preferably silicon, and includes a flow rate controlled by 
valve 6. Particle source gas 2 originates from source 10 and 
will preferably be a mixture also including a carrier gas. The 
10 
arrangement shown in FIG. 2 is exemplary only and it 
should be understood that other gas flow control means may 
be used. For example, the flow rate of particle source gas 2 
may preferably be controlled by an MFC (not shown). In an 
exemplary embodiment, each of diluent gas 4 and the carrier 
gas may be nitrogen provided by a single source. The 
15 pyrolysis furnace 14 is shown in greater detail in FIG. 3. 
Now turning to FIG. 3, particle source gas 2 and diluent 
gas 4 are each delivered to pyrolysis furnace 14. Particle 
source gas 2 includes a source from which the semiconduc-
tor nanoparticles will be formed. In an exemplary 
20 embodiment, particle source gas 2 may include silicon. In an 
exemplary embodiment, the silicon may be delivered as 
silane in particle source gas 2. Gaseous silane may be 
considered a silicon precursor. According to other exem-
plary embodiments, disilane or other silicon sources may be 
25 used alternatively. In an exemplary embodiment, the carrier 
gas included within particle source gas 2 may be nitrogen, 
but other inert carrier species may also be used. Diluent gas 
4 will be nitrogen in the preferred embodiment, but other 
inert gases may be used alternatively as the diluent gas. 
30 According to one exemplary embodiment, the carrier gas 
and diluent gas may emanate from the same source. In a 
preferred embodiment, each of the diluent gas and carrier 
species may be nitrogen and may be ultrahigh purity (UHP) 
nitrogen which flows through an oxygen getter, then splits 
35 into two flows. One of the flows becomes diluent gas 4 and 
the other flow serves as the carrier gas and flows along with 
the semiconductor material in particle source gas 2. In an 
exemplary embodiment, each of diluent gas 4 and particle 
source gas 2 may include a flow rate of 750 seem. According 
40 to other exemplary embodiments, the flow rates for each of 
diluent gas 4 and particle source gas 2 may range from 
650-850 seem, but other flow rates may be used alterna-
tively. According to a preferred embodiment, particle source 
gas 2 includes 750 seem of purified nitrogen as a carrier gas 
45 in combination with less than 1 seem of 5000 ppm silane in 
nitrogen. According to other exemplary embodiments, other 
dilute mixtures of silane or other dilute mixtures of various 
other semiconductor source gasses, may be used as particle 
a semiconductor material or precursor is decomposed or 
broken down to form smaller units of semiconductor par-
ticles. Various methods for decomposition of the semicon-
ductor material may be used, including gas evaporation, 
laser ablation, spark ablation, pyrolysis and various other 
chemical reactions. According to the alternative embodi- 50 
ment in which a metallic material or precursor is used to 
form metallic nanoparticles, gas evaporation, laser ablation 
and spark ablation are advantageously utilized. Returning to 
the exemplary semiconductor embodiment, the decomposi-
tion of the semiconductor material produces a plurality of 55 
discrete semiconductor nanoparticles, so named because 
they typically include particle sizes in the nanometer range. 
The semiconductor material from which the nanoparticles 
are made by decomposition, may preferably be silicon but 
other semiconductor materials and precursors and also other 60 
metallic materials and precursors may be used according to 
alternative embodiments. Materials other than silicon are 
preferably selected for compatibility with silicon processing. 
source gas 2. Pyrolysis furnace 14 includes maximum tem-
perature zone 58 and pyrolysis zone 56. Pyrolysis furnace 14 
is heated using conventional heating means 52. The gas 
flows enter pyrolysis furnace 14 in the entry or pyrolysis 
region 56 and flow downstream into the maximum tempera-
ture zone 58. The flows of each of particle source gas 2 and 
diluent gas 4 may be delivered to pyrolysis furnace 14 
through 1/s" stainless steel tubing, but other tubing may be 
used according to other exemplary embodiments. Within 
pyrolysis furnace 14, stainless steel tubing may be used or 
quartz tubing may be used. In a preferred embodiment, 
particle source gas 2 is directed to pyrolysis furnace 14 
through inner tube 54 which is axially centered within outer 
tube 50 through which diluent gas 4 enters pyrolysis furnace 
14. In a preferred embodiment, the maximum temperature 
zone of pyrolysis furnace 14 may be maintained at a In an exemplary embodiment, a pyrolysis furnace is used to 
form the plurality of discrete nanoparticles. 
Referring to FIG. 2, pyrolysis furnace 14 is fed by particle 
source gas 2 and diluent gas 4. In an exemplary embodiment, 
65 temperature within the range of 950° C. to 1150° C., and at 
1050° C. in the preferred embodiment. Other maximum 
temperatures may be used alternatively. 
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In the exemplary embodiment discussed herein, silane gas 
8 
perature to density the particles to form highly compacted 
particles, and to crystallize the particles. The densified, 
discrete particles are formed to have a density which is 
substantially as great as the bulk density of the pure semi-
is the particle source and silicon nanoparticles will be 
formed. It should be understood, however, that such is 
exemplary and that other source gases, including other 
semiconductor or metal materials or precursors, may be used 
to form other semiconductor or metal nanoparticles accord-
ing to other exemplary embodiments. Other exemplary 
source gasses may include GaAs, GaN or p-doped semicon-
ductor precursors. 
s conductor material of which they are formed. The bulk 
density of a material is the maximum density of the material 
at standard temperature and pressure (STP) conditions. 
Moreover, a majority of the densified particles will be single 
crystalline material. In a preferred embodiment, all of the 
Silane flow is introduced to pyrolysis furnace 14 as part 
of particle source gas 2 and flows through pyrolysis zone 56 
towards maximum temperature zone 58. The gas is heated in 
pyrolysis zone 56 during a ramp-up period during which it 
10 densified particles will be single crystalline material. Also in 
the preferred embodiment, the densified particles will be 
generally spherical in shape. Aerosol stream 16, which 
includes the silicon nanocrystals, exits pyrolysis furnace 14. 
According to another exemplary embodiment in which is heated to the maximum temperature achieved in maxi-
mum temperature zone 58. The silane pyrolyzes in the 
pyrolysis zone and breaks up into a plurality of discrete 
silicon nanoparticles which form an aerosol. Stated 
alternatively, the plurality of discrete semiconductor nano-
particles are entrained in a gas. The nanoparticles initially 
form by homogeneous nucleation and grow by coagulation 20 
and vapor deposition. In an exemplary embodiment, particle 
growth occurs during the ramp-up period during which the 
gas is heated to the maximum temperature it achieves in the 
maximum temperature zone. In an exemplary embodiment, 
particle growth occurs during a ramp-up period ranging 2s 
from 10-50 milliseconds, preferably 30 milliseconds. Gas 
flow rates are chosen in conjunction with tubing size and 
length of the pyrolysis zone to achieve a residence time of 
chosen duration in the pyrolysis zone. During the ramp-up 
time within pyrolysis zone 56 of pyrolysis furnace 14, the 30 
silane pyrolyzes to form an aerosol of silicon nanoparticles. 
Also during the ramp-up time within pyrolysis zone 56 and 
before particle source gas 2 reaches maximum temperature 
zone 58, a diluent stream preferably of UHP nitrogen 
combines in an annular flow around the aerosol particle flow, 35 
upstream from the maximum temperature zone, to reduce 
particle concentration and suppress particle coagulation. An 
exemplary arrangement shown in FIG. 3 includes diluent 
gas 4 entering through outer tube 50 to quench particle 
source gas 2 which enters through inner tube 54, but other 40 
arrangements for mixing the respective gasses may be used 
alternatively. Silicon aerosol particles with diameters rang-
ing from 3-50 nanometers are produced by controlling the 
flow rate of the dilute silane and the flow rates of the 
quenching ultrahigh purity nitrogen or other gases. In a 
preferred embodiment, the diameters of each of the particles 
may be less than 20 nanometers. The annular quenching 
flow also suppresses particle deposition onto the tube walls 
and therefore reduces contamination. The flow of the gas 
mixture of the diluent gas and particle source gas 2 continues 
in the maximum temperature zone 58. 
Within maximum temperature zone 58, the silicon nano-
particles are sintered so that they preferably become dense, 
spherical, single crystal nanoparticles. According to another 
exemplary embodiment, the densified nanoparticles may 
become polycrystalline particles. Flow conditions are cho-
sen such that the sintering time may range from 200--600 
milliseconds, preferably 400 milliseconds. During this 
densification/sintering process, it is essential that the reactor 
environment be oxygen-free since oxygen will cause the 
formation of silicon oxides rather than crystalline silicon. 
Additionally, oxygen prevents the desirable sintering of 
silicon nanoparticles. The sintering is carried out in a 
controlled fashion to suppress uncontrolled coagulation of 
the particles and therefore to maintain the size distribution of 
the particles within a tight range. During this sintering 
process, the particles are heated to a sufficiently high tern-
15 single crystalline particles are not needed, the sintering 
process may be bypassed. After the sintering process, par-
ticle diameters may range from 3-50 nanometers, preferably 
less than 20 nanometers. 
Once formed and sintered, the densified silicon nanopar-
ticles or nanocrystals of the aerosol may advantageously be 
charged and classified by a size. The classification may be 
accomplished by time-of-flight separations of a focused 
particle beam. FIG. 2 shows aerosol stream 16 being deliv-
ered to an exemplary differential mobility analyzer (DMA) 
22 used to classify the nanoparticles. Aerosol stream 16 may 
optionally be cooled prior to classification, using conven-
tional means. Within DMA 22, the nanoparticles within the 
aerosol are separated and out-of-range nanoparticles are 
removed from the DMA 22 in out-of-range nanoparticle 
stream 24, while classified particles within a pre-selected 
range of sizes continue to flow in stream 26 for additional 
processing. DMA 22 is shown in greater detail in FIG. 4. 
To positively charge the nanoparticles for classification, 
they may be passed through a so-called aerosol neutralizer 
prior to delivery to DMA 22. In the aerosol neutralizer, the 
particles are exposed to an ambipolar cloud of gas ions 
produced by a Kr source, in an exemplary embodiment. 
During this process, a small fraction of the nanoparticles 
become charged with most carrying a single charge. Other 
devices for charging the nanoparticles may be used for 
classification, particularly ones that change a larger fraction 
of the particles. 
Now turning to FIG. 4, radial DMA 22 is a parallel-plate 
capacitor with radial symmetry in an exemplary embodi-
45 ment. According to other exemplary embodiments, DMA22 
may take on other configurations. Generally speaking, an 
electric field is applied to the plates of the differential 
mobility analyzer 22 to separate the charged nanoparticles 
and to allow for particles having diameters within a pre-
so selected range of particle sizes, to exit DMA22 and continue 
processing. In the exemplary embodiment shown, an electric 
field is applied across electrodes 62 and 64. Particle sepa-
ration occurs due to electromigration of particles within 
DMA 22. The desired, pre-selected particle range may vary 
ss according to various exemplary embodiments. Positively 
charged nanoparticles within aerosol stream 16 enter DMA 
22 tangentially, through aerosol inlet port 25 and migrate 
radially inward along a particle-free laminar sheath flow 66 
in the presence of an applied negative electric field. Ideally, 
60 the nanoparticles carry only one elementary charge, and 
since these entering particles are generally spherical, their 
mobility is related to their diameter. N anoparticles with 
different sizes follow different trajectories 68 within DMA 
22. At the center of DMA 22 is sampling port 27 through 
65 which the classified nanoparticles within the pre-selected 
size range, are removed. Uncharged nanoparticles and nano-
particles with sizes larger than the classified size exit DMA 
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silicon nanoparticle. After oxidation, the silicon nanopar-
ticles preferably include a crystalline silicon core having a 
diameter uniformly reduced with respect to the diameter of 
the silicon particle prior to oxidation. The silicon nanopar-
22 with an excess flow as part of exhaust flow 24. Particles 
which are smaller than the classified particles in the pre-
selected range deposit on the bottom electrode of DMA22. 
The diameter of the nanoparticles which are transmitted in 
classified sample flow 26 is controlled and determined by 
flow rates and the applied voltage. 
5 ticle also includes an oxide shell surrounding the silicon 
core. This will be shown in FIG. 6. 
The particle concentration within the aerosol stream can 
be monitored throughout the synthesis process by flowing a 
portion of the classified aerosol flow into an electrometer 
with femtoampere sensitivity. By varying the voltage 10 
applied to DMA22 and detecting the particle concentration 
from the electrometer read downstream from DMA 22, for 
example, the particle size of the silicon nanoparticles exiting 
the furnace can be measured. 
In an exemplary embodiment, particle diameters may be 15 
chosen to lie within the range of 2-10 nanometers, but other 
ranges such as 2-6 nanometers, 3-7 nanometers, 5-10 
nanometers, or less than 15 nanometers, may be chosen 
alternatively. In another exemplary embodiment, nanopar-
ticles within the 1 to 10 nanometer diameter size range may 20 
be classified within about 6% on diameter. According to 
another exemplary embodiment, the nanoparticles may be 
classified such that 90% of the particles are within the 
desired range. 
In cases where a thermal oxide passivating layer is 25 
desired, classified particle flow 26 is next delivered to 
oxidation furnace 32 along with oxygen stream 29 as shown 
in FIG. 2. Oxygen source 28 and therefore oxygen flow 29 
may be controlled by MFC 30 and include an oxygen 
concentration of 20% oxygen in nitrogen in an exemplary 30 
embodiment. Oxidation may occur as the silicon nanopar-
ticle aerosol is combined with a controlled flow of oxygen 
or the silicon nanoparticle aerosol may be flowed through a 
water evaporator. According to yet another exemplary 
embodiment, oxidation may take place using TEOS 35 
(tetraethyl orthosilicate). According to still other exemplary 
embodiments, dielectric or insulating layers other than an 
oxide may be formed to coat the individual nanoparticles to 
insure that the individual nanoparticles are electrically iso-
lated from one another. The insulating-layer coated particles 40 
are preferably encapsulated by the insulating-layer coating. 
In the oxidation furnace/oxygen flow embodiment shown 
in FIG. 2, since the silicon nanoparticles are produced in 
ultra high purity nitrogen, the oxygen flow rate can be 
changed to alter the concentration of oxygen in the final 45 
oxygen/nitrogen mixture. Various oxygen flow rates may be 
used. The oxidation temperature within oxidation furnace 32 
can also be varied. Typical oxidation furnace temperatures 
lie in the range of 700-1100° C. with residence times of 
200--800 milliseconds. Oxidation temperatures within oxi- 50 
dation furnace 32 are chosen in this range because lower 
temperatures produce poorer quality oxides, whereas higher 
temperatures have the tendency to evaporate silicon dioxide 
that is formed on the surface of the silicon nanoparticles. 
During the oxidation process which may occur at 900° C. in 55 
an exemplary embodiment, a thermal oxide shell forms on 
the exposed silicon surface of the silicon nanoparticles, 
partially consuming the outer silicon material during the 
reaction. The thickness of the oxide shell is controlled by 
controlling the residence time of the aerosol within oxida- 60 
tion furnace 32. In general, a longer residence time increases 
oxide shell thickness. Oxide shell thicknesses typically 
range from 1-10 nanometers, and in a preferred embodiment 
may be controlled within the range of 1.5-2.0 nanometers. 
The thermal oxidation process is a uniform process which 65 
consumes the silicon surface of the preferably crystallized 
silicon nanoparticles thereby reducing the "core" size of the 
According to another exemplary embodiment, other mate-
rials such as water can be used to oxidize the silicon 
nanoparticles in a hot tube furnace, a process known as 
steam oxidation. According to this embodiment, the aerosol 
of silicon nanoparticles flows through a water evaporator 
(not shown) maintained at a controlled but variable tem-
perature to control the amount of water allowed into the 
oxidation furnace. The water concentration can be con-
trolled by varying the aerosol flow rate through the water 
evaporator. After the water evaporator, the aerosol and water 
are flowed through a high temperature oxidation furnace 
where the particles become oxide passivated at temperatures 
of 700° C.-1000° C. 
According to yet another exemplary embodiment, the 
silicon nanoparticles may be coated with silica by chemical 
vapor deposition using TEOS (tetraethyl orthosilicate) or 
other Si0 2 precursors such as TMOS (tetramethyl 
orthosilicate). Using the TEOS oxidation process, the par-
ticle core size is not reduced as silicon material is not 
consumed during the deposition of a silicon dioxide film 
onto the classified silicon nanoparticles using TEOS as the 
precursor. The deposition process allows the possibility of 
producing oxide-passivated silicon nanoparticles while 
retaining the silicon core diameter such that it will not differ 
significantly from the original classified core diameter. To 
produce silicon nanoparticles which are uniformly coated 
with a silicon dioxide film, temperatures below about 750° 
C. are used. In an exemplary embodiment, using oxidation 
temperatures ranging from 500° C. to 700° C., an oxide 
thickness of about 0.6 nm is uniformly deposited on the 
particles. Under certain circumstances, the TEOS does not 
form a uniform layer around the particle, rather, the TEOS 
does not wet the silicon surface and, thus, balls up on the 
particle surface. When introduced into the oxidation furnace, 
the TEOS ball then reacts to produce silicon dioxide and the 
final particle morphology is the originally classified silicon 
nanoparticle with a silicon dioxide particle attached to its 
surface. To prevent this undesirable particle morphology, it 
is necessary to pre-treat the silicon nanoparticle surface. One 
pre-treatment method is to expose the nanoparticle aerosol 
to ethanol vapor but other materials such as methanol or 
isopropanol may be used in other exemplary embodiments. 
This involves flowing the aerosol through an ethanol evapo-
rator maintained at a constant temperature to control the 
amount of ethanol introduced into the aerosol flow. This 
pre-treatment technique has been found to be particularly 
advantageous for TEOS oxide passivation performed at 
temperatures below about 500° C. 
According to other exemplary embodiments, other chemi-
cal vapor deposition methods and other methods for causing 
the surface of the nanoparticles to react with a gas may be 
used. Various dielectric or insulating layers may be formed 
substantially continuously over the nanoparticle surface, 
thereby forming a dielectric shell of sorts. 
After the silicon nanocrystals have preferably been coated 
with a dielectric coating according to one of the exemplary 
methods, the particles are collected for subsequent use in 
device fabrication. According to one exemplary 
embodiment, the particles may be directly deposited onto a 
device substrate and, according to another exemplary 
embodiment, the particles may be collected in liquid for 
US 6,723,606 B2 
11 12 
may be used. Thermophoretic deposition chamber 36 may 
be sized to accommodate various sizes of substrates 74 such 
as a 611 silicon wafer, an 8 11 silicon wafer, and other substrates 
of various sizes. 
The thermophoretically deposited layer of silicon nano-
particles may be characterized as a stratum composed of a 
monolayer of nanoparticles or simply as a discontinuous 
layer of silicon. In an exemplary embodiment, particle 
densities may range from 1012 to 1013 particles per square 
subsequent colloidal processing. The former approach has 
the advantage of minimizing potential contamination and 
ease of interfacing with the scanning probe microscope and 
other dry manipulation techniques. The latter approach 
offers the potential to use colloidal forces to assist in the 5 
assembly of the classified, passivated silicon nanoparticles 
into the desired device structures. Several techniques for 
forming two-dimensional monolayer arrays of silicon nano-
particles from stabilized colloids are available. In an exem-
plary embodiment, electrophoretic or electrostatic deposi-
tion may be used. According to electrophoretic deposition, 
charged particles are caused to migrate by application of an 
electric field and to be deposited on a surface. 
10 centimeter. 
FIGS. 6-10 show various characteristics of the stratum of 
oxidized discrete silicon nanoparticles. FIG. 6 is a cross-
sectional view showing a single nanoparticle 100. Nanopar-
ticle 100 includes core 102 and oxide shell 106. Each of core 
102 and nanoparticle 100 are preferably spherical in shape. 
In an exemplary embodiment, diameter 104 of core 102 may 
be less than 15 nanometers and may range from 2-10 
nanometers, most preferably 3-7 nanometers, according to 
various exemplary embodiments. In an exemplary 
embodiment, at least 90% of the cores will include a 
diameter between 2 and 10 nanometers. Dielectric shell 106 
may include a thickness ranging from 1-10 nanometers and 
will include a uniform thickness of 1.5 to 2.0 nanometers in 
According to one exemplary embodiment, conventional 
electrophoretic deposition techniques may be used to deposit 15 
the exemplary oxidized nanoparticles directly onto a sub-
strate surface. According to another exemplary embodiment, 
deposition may be accomplished by inertial impaction. In 
yet another exemplary embodiment such as shown in FIG. 
2, thermophoretic deposition techniques may be used to 20 
deposit the silicon nanoparticles from the oxidized aerosol 
directly onto a substrate surface. FIG. 2 shows exemplary 
oxidized particle stream 34 being delivered to thermo-
phoretic deposition chamber 36. Thermophoretic deposition 
chamber 36 includes water inlet 38 and water outlet 40 to 
cool the substrate within the thermophoretic deposition 
chamber. Thermophoretic deposition chamber 36 is shown 
an exemplary embodiment. In a preferred embodiment, 
25 dielectric shell 106 will be an oxide shell. Dielectric shell 
106 is a continuous dielectric coating which envelopes core 
102. In an exemplary embodiment, silicon core 102 may 
represent 30-75% of the volume of silicon nanoparticle 100, 
including oxide shell 106. Core 102 is formed of a semi-
in more detail in FIG. 5. 
Now turning to FIG. 5, thermophoretic deposition cham-
ber 36 includes aerosol inlet port 35 through which oxidized 
particle stream 34 enters thermophoretic deposition chamber 
36. In the exemplary deposition chamber shown in FIG. 5, 
aerosol oxidized particle stream 34 enters the chamber 
centrally and moves radially outward through the chamber 
and exits as gas outlet stream 84. Substrate 74 including 
substrate surface 76 rests on water-cooled disk 86. Water-
cooled disk 86 is cooled by cooling water which enters as 
inlet water 38 and exits as outlet water 40 and is preferably 
maintained at a temperature of 23° C., although other 
temperatures may be used according to other exemplary 
embodiments. Moreover, various other suitable methods 
may be used to cool the underside of substrate 74 and to 
maintain it at a significantly lower temperature than other 
portions of the deposition chamber. The top of the deposition 
chamber is heated to 200° C. using conventional means in an 
exemplary embodiment, although other temperatures may 
be used according to other exemplary embodiments. This 
provides an effective temperature difference of 177° C. 
According to various other exemplary embodiments, tem-
perature differences in the deposition chamber may be about 
150° C., 175° C., 200° C., or values therebetween. In a 
preferred embodiment, the temperature difference between 
portions of the preferably metal deposition chamber and the 
water-cooled disk 86 may be at least 170° C. Since the 
nanoparticles within the aerosol move from high tempera-
tures to cooler temperatures, the particles deposit on surface 
76 of substrate 74. To preclude any contact between the 
deposition chamber and the substrate 74, substrate 74 may 
be supported by quartz pegs 82 in an exemplary embodi-
ment. According to other exemplary embodiments, quartz 
pegs 82 may not be needed. In a preferred embodiment, 
substrate 74 may be a silicon wafer commonly used in the 
semiconductor manufacturing industry and surface 76 may 
include the substructure of a device onto which a monolayer 
of silicon nanocrystals is preferably deposited. According to 
other exemplary embodiments, other substrates upon which 
semiconductor or microelectronic devices will be formed, 
30 conductor material compatible with silicon processing. In 
the preferred embodiment, core 102 is formed of silicon, and 
will preferably be a crystalline silicon material. In a pre-
ferred embodiment, core 102 will be a single crystalline 
material. Core 102 includes a density at or near the bulk 
35 density of the pure semiconductor material of which it is 
formed. The bulk density of a material is the maximum 
density of the material at standard temperature and pressure 
(STP) conditions. 
Now turning to FIG. 7, a perspective view of stratum 101 
40 of a plurality of semiconductor nanoparticles 100 is shown 
as being formed on substrate surface 76. The nanoparticles 
which make up stratum 101 are as described in FIG. 6. An 
aspect of the present invention is the uniformity of density 
of the semiconductor nanoparticles within stratum 101. 
45 Density may range from 1012 to 1013 particles/cm2 but other 
densities may be used according to other exemplary embodi-
ments. The stratum 101 is essentially a monolayer of dis-
crete nanoparticles. A plurality of the discrete nanoparticles, 
such as exemplary nanoparticles 111 and 113, contact each 
50 other. In the preferred embodiment, the majority of adjacent 
nanoparticles may contact each other. It is an advantage of 
the present invention that the individual nanoparticles that 
are each capable of storing an electrical charge, are electri-
cally isolated from one another, even if in contact. This is 
55 attributable to the presence of the dielectric coating formed 
on the particles prior to deposition on the substrate. Because 
of the ultra high purity nitrogen used and the cleaning 
techniques used to maintain the processing equipment in an 
ultra clean state, the density of foreign particle contamina-
60 tion on surface 76 and therefore in stratum 101, due to the 
deposition of stratum 101, may be less than 1011 atoms per 
square centimeter. The discrete nanoparticles of stratum 101 
are characterized by a tightly controlled range of particle 
sizes. According to one exemplary embodiment, the nano-
65 particle cores may be less than 15 nanometers. According to 
an exemplary embodiment, the nanoparticles may be essen-
tially the same size. According to an exemplary 
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embodiment, particle sizes of the nanoparticles of stratum 
101 include a particle size distribution that is approximately 
log-normal with respect to diameter, with a geometric stan-
dard deviation less than 1.5. The log-normal distribution is 
well-known in the art and is used to describe a population of 
samples that is normally distributed with respect to the 
logarithm of the distribution parameter (e.g., diameter). In 
an exemplary embodiment, the nanoparticles may have an 
average core diameter within the range of 2-10 nanometers 
or 3-7 nanometers and, also in an exemplary embodiment, 
at least 90% of the cores will include a diameter within the 
range of 3-7 nanometers. As noted above, cores 102, such 
as shown in FIG. 6, are preferably formed of single crystal 
material such that the semiconductor nanoparticle may be 
referred to as a nanocrystal. According to yet another 
exemplary embodiment, at least 90% of the cores of the 
discrete semiconductor nanoparticles may lie within a range 
of 2-6 nanometers, or 90% of the cores may be less than 10 
nanometers. 
FIG. 8 shows a cross-sectional view of a preferred 
embodiment of stratum 101. As shown in FIG. 8, the 
plurality of adjacent nanoparticles 100 contact each other 
laterally. Because of oxide shells 106 formed on each 
nanoparticle 100, adjacent semiconductor cores 102 are 
electrically insulated from one another and lateral shorting is 
precluded. 
In the subsequent description, semiconductor nanopar-
ticles 100 will be referred to as silicon nanoparticles, but the 
reader is reminded that such is exemplary only. Semicon-
ductor nanoparticles 100 may be formed of other semicon-
ductor or metal materials, alternatively. FIG. 9 is a cross-
sectional view showing stratum 101 of silicon nanoparticles 
formed between subjacent oxide layer 153 and superjacent 
oxide layer 151. Stratum 101 is as shown and described in 
conjunction with FIGS. 7 and 8 and includes silicon nano-
particles as shown and described in FIG. 6. According to this 
exemplary embodiment, cores 102 essentially function as a 
discontinuous layer of silicon nanoparticles, each sur-
rounded by an oxide including the oxide shells (present, but 
not distinguishable in FIG. 9) and the subjacent and super-
jacent oxide layers. The oxide shell serves to electrically 
insulate silicon cores 102 from one another in a monolayer 
formed within an oxide film formed over surface 155. 
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After the sequence of films are formed over one another, 
including over gate area 120, situated between source/drain 
regions 122, conventional patterning and etching means are 
used to define the gate region and to form gate electrode 
5 structure 140. A plurality of such structures are preferably 
formed simultaneously according to the above process. 
Gate structure 140 includes gate width 136, which may be 
less than 0.2 microns. According to one exemplary 
embodiment, gate width 136 may range from 0.18 microns 
10 to 1.2 microns, but other gate widths may be used according 
to other exemplary embodiments. Thickness 126 of tunnel 
oxide film 124 and thickness 130 of upper gate oxide film 
128 are chosen in conjunction with the oxide shell thickness 
formed around each of the silicon nanoparticles in stratum 
15 101. The thicknesses are chosen such that the total, or 
effective tunnel oxide thickness 127, lies within the range of 
3-12 nanometers and in a preferred embodiment may lie 
within the range of 4-8 nanometers. According to one 
exemplary embodiment, thickness 126 may be 3-12 
20 nanometers, or preferably 3-6 nanometers. Similarly, thick-
ness 130 of upper gate oxide film 128 is chosen so that total, 
or effective thickness 129 of the upper gate oxide lies within 
the range of 6-15 nanometers. In an exemplary embodiment, 
thickness 130 or effective thickness 129 may lie within the 
25 range of 10-15 nanometers, but other thicknesses sufficient 
to preclude electrons exchanging between cores 102 and 
gate electrode 132 may be used alternatively. Various con-
ventional films suitable for use as gate electrode 132 may be 
used and may be formed to various suitable thicknesses 134. 
30 Transistor gate structure 140 is formed over channel region 
120 and between source/drain regions 122. According to 
other exemplary embodiments, each of tunnel oxide film 
124 and upper gate oxide 128 may be formed of other 
dielectric materials. As discussed previously, the discrete 
35 silicon nanoparticles of stratum 101 may be of various 
dimensions and will preferably be crystallized silicon. Stra-
tum 101 may alternatively be described as a discontinuous 
floating gate of gate structure 140. Particle size may be 
chosen in conjunction with gate width 136. In an exemplary 
40 embodiment, the total diameter of a silicon nanoparticle 100, 
including oxide shell 106, will be chosen to be less than 
O.lxgate width 136. In this manner, at least ten silicon 
nanoparticles will be included within stratum 101 across 
gate width 136. Additionally, the non-volatile memory tran-According to another exemplary embodiment, force 
manipulation of the deposited silicon nanoparticles may be 
carried out. In an exemplary embodiment, contact mode 
atomic force microscopy may be used to move nanocrystals 
that were initially in spatially random positions such as 
deposited and as shown in FIG. 7. An ordered structure of 
nanocrystal "wires" and other ordered arrays may be pro- 50 
duced using this technique. Colloidal forces and self-
assembly may alternatively be used to produce ordered 
deposits. 
45 sistor formed to include gate structure 140 will include a 
length (depth into and out of the plane of the drawing) 
ranging from 10-100 microns long according to an exem-
plary embodiment. Other transistor lengths may be used 
alternatively. 
Now turning to FIG. 11, floating gate transistor 162 is 
shown and includes gate structure 140. Floating gate tran-
sistor 162 is formed to include stratum 101 of aerosol silicon 
nanoparticles, and features program/erase characteristics 
comparable to conventional stacked gate non-volatile 
memory devices, excellent endurance (greater than 105 
program/erase cycles), and long-term non-volatility, even 
According to a preferred embodiment, the stratum of 
silicon nanoparticles including highly controlled particle 55 
sizes, densities and of superior uniformity may be utilized as 
the floating gate of a non-volatile memory, floating gate 
transistor. According to this embodiment, the stratum of 
silicon nanoparticles is formed over an oxide, referred to as 
a tunnel oxide, formed over gate regions of transistors. FIG. 60 
10 shows such an exemplary structure after the various 
layers have been formed and the layers patterned to form a 
gate structure. In FIG. 10, tunnel oxide film 124 is formed 
over surface 76 of substrate 74 including over gate area 120. 
Stratum 101 of silicon nanoparticles, including cores 102, is 65 
formed over tunnel oxide 124. Upper gate oxide film 128 
and gate electrode film 132 are next sequentially formed. 
when a thin bottom oxide 124 of less than 6 nanometers is 
used. The reader is reminded that stratum 101 may be 
formed of nanoparticles formed of other semiconductor or 
metal materials, in other exemplary embodiments. Floating 
gate transistor 162 includes source/drain contacts 154 
formed through dielectric material 152, and may be electri-
cally coupled, biased and tested through power supplies 150, 
156, 158 and 160. Power supply 150 is used to bias gate 
electrode 132, power supplies 156 and 158 are connected to 
the source/drain regions 122, and power supply 160 is 
coupled to substrate 74 and channel region 120. Other 
US 6,723,606 B2 
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conventional arrangements may be used for biasing exem-
plary transistor 162 and conventional means may be used for 
programming, erasing and testing transistor 162. 
Typical subthreshold and output characteristics of exem-
plary aerosol-silicon nanocrystal field effect transistors are 
shown in FIGS. 12 and 13, respectively. FIG. 12 is a graph 
of the drive current, Ia, versus gate voltage, Vgate' and FIG. 
13 is a graph of the drive current versus drain voltage, 
V DRAIN· The values of the subthreshold slope (200 mv/dec), 
and the DIEL (100 mv/v) and the drive current (30 
microamps/micron), are typical for thick gate dielectric, 
high substrate doped non-volatile memory devices. The 
threshold voltage, V,, has been defined as the gate voltage 
corresponding to a drain-source current of 1 µA when a drain 
bias of 1 volt is applied. Uniform Fowler-Nordheim tunnel-
ing has been used for both the program and the erase 
operation, though programming using channel hot-electron 
injection is possible as well. Programming at source and 
drain separately also allows multi-bit storage in one device. 
FIG. 14 is a graph of threshold voltage versus time and 
shows programming transients for various gate voltages V g' 
using a substrate bias of-5 V. FIG. 15 is a graph of threshold 
voltage versus time and shows erase transients for various 
16 
ous nanoparticles may be formed directly on one another 
according to the process of the present invention. 
All examples and conditional language recited herein are 
principally intended expressly to be only for pedagogical 
5 purposes and to aid the reader in understanding the princi-
pals of the invention and the concepts contributed by the 
inventors to furthering the art, and are to be construed as 
being without limitation to such specifically recited 
examples and conditions. Moreover, all statements herein 
reciting principles, aspects, and embodiments of the 10 
invention, as well as specific examples thereof, are intended 
to encompass both structural and functional equivalents 
thereof. Additionally, it is intended that such equivalents 
include both currently known equivalents such as equiva-
lents developed in the future, i.e., any elements developed 
15 h that perform the same function, regardless of structure. T e 
scope of the present invention, therefore, is not intended to 
be limited to the exemplary embodiments shown and 
described herein. Rather, the scope and spirit of the present 
invention is embodied by the appended claims. 20 
What is claimed is: 
1. A method for forming a stratum consisting of semi-
conductor particles, comprising the steps of: 
V 's using a substrate bias of -8 V. As shown in FIGS. 14, 
15, l6and17, the high areal nanocrystal-density obtained by 25 
the aerosol fabrication process results in a large threshold 
voltage window of at least two volts. The device programs 
a) forming an original plurality of discrete semiconductor 
particles from one of a source of semiconductor mate-
rial and a precursor for said semiconductor material, 
said original plurality of discrete semiconductor par-
ticles entrained in a gas and thereby forming an aerosol, 
substantially all of said original plurality of discrete to a high V, of about +3.3 volts in 50 µs with gate and 
substrate bias of +8 V and -5 V, respectively. The device 
30 
erases to a low V, of about +1 Vin 100 ms with gate and 
substrate bias of +8 V and -8 V, respectively. According to 
this exemplary embodiment, the threshold voltage window 
is about 2.3 volts, but other threshold voltage windows may 
be produced according to other exemplary embodiments. 
FIG. 16 is a graph indicative of endurance characteristics 
35 
and showing the program and erase V, as a function of 
number of program/erase cycles. As shown in FIG. 16, the 
aerosol non-volatile memory devices feature excellent 
endurance behavior as demonstrated by the small V, window 40 
closure observed after 5x105 program/erase cycles. It can be 
seen that less than a 15% closure of the program/erase V, 
window is observable after 5x105 program/erase cycles. The 
gradual shift of the V, window to higher threshold voltages 
is indicative of charge being built up in the gate oxide layer 45 
during cycling. Additionally, in spite of thin tunnel oxides 
used, reasonable disturb times and long non-volatility is 
obtained indicative of intrinsic advantages of nanocrystal 
charge storage. No stress induced leakage current has been 
observed. No drain disturb was detected even using drain 50 
voltages as high as 4 volts, which is indicative of the absence 
of lateral conduction between the nanocrystals in stratum 
101. 
semiconductor particles having a diameter less than 20 
nanometers; 
b) densifying said original plurality of discrete semicon-
ductor particles by heating said aerosol in a substan-
tially oxygen-free environment to a sufficiently high 
temperature such that substantially all of said particles 
include a density substantially as great as the bulk 
density of said semiconductor material and thereby 
forming a corresponding plurality of densified discrete 
semiconductor particles entrained in a gas; 
c) forming an electrically insulating cover on each of said 
plurality of densified discrete semiconductor particles, 
thereby forming a corresponding plurality of insulator-
coated densified discrete semiconductor particles; and 
d) depositing said plurality of insulator-coated densified 
discrete semi-conductor particles on a substrate thereby 
forming a stratum of discrete, electrically isolated 
semiconductor particles on said substrate. 
2. The method as in claim 1, in which step a) includes 
pyrolyzing a gas. 
3. The method as in claim 2, in which step a) includes said 
pyrolyzing occurring during a ramp-up period ranging from 
10--50 msec, during which said gas is heated to a maximum 
temperature. 
FIG. 17 is a graph showing retention and disturb charac-
teristics (threshold voltage -V,, versus time) of an exem-
plary MOSFET formed to include a floating gate formed of 
exemplary silicon nanocrystals of the present invention. 
The preceding merely illustrates the principles of the 
invention. It will thus be appreciated that those skilled in the 
art will be able to devise various arrangements which, 
although not explicitly described or shown herein, embody 
the principles of the invention and are included within its 
spirit and scope. For example, the present invention can be 
used to provide various and multiple strata of silicon and 
other semiconductor nanoparticles for various applications 
in the semiconductor/microelectronics industry. According 
to various exemplary embodiments, multiple strata of vari-
4. The method as in claim 3, in which said maximum 
55 temperature lies within the range of 950° C. to 1150° C. 
5. The method as in claim 3, in which said gas flows 
through a pyrolysis furnace at a flow rate ranging from 650 
to 850 seem during said ramp-up period. 
6. The method as in claim 3, in which step a) includes 
60 intermixing said gas with a diluent gas prior to said gas 
attaining said maximum temperature. 
7. The method as in claim 3, further comprising main-
taining said gas at said maximum temperature during said 
step of heating for a time ranging from 200 msec to 600 
65 msec. 
8. The method as in claim 1, further comprising heating 
to convert a majority of said original plurality of discrete 
US 6,723,606 B2 
17 
semiconductor particles to single crystalline material, said 
heating occurring at a sintering temperature within the range 
of 950° C. to 1150° C. 
18 
26. The method as in claim 1, in which said substrate 
includes a dielectric layer formed thereon and said step d) 
comprises depositing said insulator-coated densified discrete 
semiconductor particles on said dielectric layer, thereby 9. The method as in claim 1, in which step a) includes 
pyrolyzing a gas during a ramp-up period ranging from 
10-50 msec, during which said gas is heated to a sintering 
temperature within the range of 950° C. to 1150° C. and 
intermixed with a diluent gas to form a gas mixture, and said 
step b) includes said gas mixture having a flow rate ranging 
from 1300 seem to 1700 seem. 
5 forming said stratum over said dielectric layer. 
10 10. The method as in claim 1, in which step c) comprises 
thermal oxidation and said cover comprises an oxide cover. 
11. The method as in claim 1, in which step c) includes 
reacting surfaces of said particles with a gas. 
12. The method as in claim 1, in which said original 
plurality of discrete semiconductor particles comprise sili- 15 
con particles and said insulator-coated densified discrete 
semiconductor particles each include a silicon core and a 
silicon dioxide shell. 
13. The method as in claim 2, in which said step a) 
includes delivering said gas to a pyrolysis furnace in the 20 
form of a gas stream, said gas stream including a mixture of 
a carrier gas having a flow rate within the range of 650 seem 
to 850 seem, and silane gas and including about 5000 ppm 
of silane in nitrogen and having a flow rate less than 1 seem. 
14. The method as in claim 2, in which said gas includes 25 
silane and a carrier species, and said step a) includes 
delivering said gas and a diluent gas to a pyrolysis furnace. 
15. The method as in claim 14, in which said diluent gas 
comprises nitrogen. 
16. The method as in claim 14, in which said gas is 
30 delivered within a tube axially disposed within a further 
tube, said diluent gas is delivered within said further tube, 
and said gas and said diluent gas are allowed to intermix 
within said pyrolysis furnace. 
17. The method as in claim 1, further comprising the step 
27. The method as in claim 26, in which said dielectric 
layer comprises a tunnel oxide and further comprising the 
steps of: 
forming a gate dielectric film over said stratum; 
forming a gate electrode over said gate dielectric film; and 
defining a gate region and removing portions of said gate 
electrode, said gate dielectric film, said stratum, and 
said tunnel oxide from regions outside of said gate 
region. 
28. The method as in claim 27, in which said tunnel oxide 
includes a thickness within the range of 3 to 12 nanometers. 
29. The method as in claim 1, in which step d) includes 
said stratum being essentially a monolayer of said oxidized 
semiconductor particles. 
30. The method as in claim 1, in which step d) includes: 
introducing said plurality of insulator-coated densified 
discrete semiconductor particles into a liquid medium 
to form a colloid; and 
electrophoretically depositing said plurality of insulator-
coated densified discrete semiconductor particles onto 
a surface of said substrate. 
31. The method as in claim 1, in which step d) includes: 
delivering said plurality of insulator-coated densified dis-
crete semiconductor particles to a deposition chamber 
which includes said substrate therein; and 
forming an ordered structure of said plurality of insulator-
coated densified discrete semiconductor particles on 
said substrate, using contact mode atomic force micros-
copy. 
32. The method as in claim 31, in which said step d) 
comprises forming a wire of said insulator-coated densified 
discrete semiconductor particles. 
of classifying particles of said plurality of densified discrete 35 
semiconductor particles after step b ), and directing said 
plurality of densified discrete semiconductor particles, clas-
sified within a pre-selected range of sizes, for further pro-
cessing. 33. A method for forming a stratum consisting of semi-
4o conductor particles, comprising the steps of: 18. The method as in claim 17, in which said pre-selected 
range of sizes includes particles having average diameters 
within the range of 5-10 nm. 
19. The method as in claim 17, in which said step of 
classifying includes applying an electric field to a differen-
tial mobility analyzer. 
20. The method as in claim 17, in which said step of 
classifying includes time-of-flight separation of a focused 
particle beam. 
45 
21. The method as in claim 17, further comprising cooling 
said discrete semiconductor particles after said step of 50 
heating and prior to said step of classifying. 
22. The method as in claim 1, in which step d) comprises 
delivering said plurality of insulator-coated densified dis-
crete semiconductor particles to a deposition chamber 
including said substrate therein, and thermophoretically 55 
depositing said plurality of insulator-coated densified dis-
crete semiconductor particles on said substrate. 
23. The method as in claim 22, in which step d) includes 
maintaining said substrate at a temperature which is at least 
175° C. cooler than internal portions of said deposition 60 
chamber. 
24. The method as in claim 1, in which step d) includes 
thermophoretically depositing said stratum to include a 
density of 1012-1013 particles/cm2 . 
25. The method as in claim 1, in which step d) produces 65 
said stratum which is characterized by a foreign contami-
nation level being less than 1011 atoms/cm2 . 
pyrolyzing a particle source gas to produce an original 
plurality of discrete semiconductor particles; 
quenching said particle source gas with a diluent gas 
during said step of pyrolyzing; 
classifying particles of said original plurality of discrete 
semiconductor nanoparticles by size and directing a 
classified plurality of said discrete semiconductor par-
ticles to a deposition chamber which includes a sub-
strate therein; and 
thermophoretically depositing said classified plurality of 
said discrete semiconductor particles on said substrate 
thereby forming a discontinuous layer of said discrete 
semiconductor particles on said substrate. 
34. The method as in claim 33, further comprising the step 
of sintering said original plurality of discrete semiconductor 
particles to form a corresponding plurality of crystalline 
semiconductor particles. 
35. The method as in claim 1, wherein said step c) 
comprises encapsulating said particles. 
36. A method for forming a stratum consisting of semi-
conductor particles, comprising the steps of: 
forming an original plurality of discrete semiconductor 
particles from one of a source of semiconductor mate-
rial and a precursor for said semiconductor material, 
said original plurality of discrete semiconductor par-
ticles entrained in a gas and thereby forming an aerosol, 
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substantially all of said original plurality of discrete 
semiconductor particles having a diameter less than 20 
nanometers; 
densifying said original plurality of discrete semiconduc-
tor particles by heating said aerosol in a substantially 5 
oxygen-free environment to a sufficiently high tem-
perature for a time ranging from 200 to 600 millisec-
onds such that substantially all of said particles include 
a density substantially as great as the bulk density of 
said semiconductor material and thereby forming a 10 
corresponding plurality of densified discrete semicon-
ductor particles entrained in a gas; 
20 
forming an electrically insulating cover on each of said 
plurality of densified discrete semiconductor particles, 
thereby forming a corresponding plurality of insulator-
coated densified discrete semiconductor particles; and 
delivering said plurality of insulator-coated densified dis-
crete semiconductor particles to a deposition chamber 
including a substrate therein, and thermophoretically 
depositing said plurality of insulator-coated densified 
discrete semiconductor particles on said substrate. 
* * * * * 
